zh

服務項目

我們為企業量身打造招募解決方案,以其快速、有效深受臺灣頂尖企業信賴。瀏覽由Robert Walters臺灣提供的各種客製化服務與資源。

探索更多

聯繫我們

真正具有國際視野並深耕在地市場的招募機構,我們服務臺灣市場超過 10 年,並在臺北設有完善的辦公室。

聯繫我們
職缺

我們各領域的專業顧問會用心聆聽您的理想與抱負,並與臺灣知名企業、機構分享您的職涯故事。

讓我們的團隊與您攜手開啟職涯的下一個精彩篇章。

瀏覽全部職缺
服務項目

我們為企業量身打造招募解決方案,以其快速、有效深受臺灣頂尖企業信賴。瀏覽由Robert Walters臺灣提供的各種客製化服務與資源。

探索更多
關於Robert Walters臺灣

在Robert Walters臺灣,招募絕不僅是一份工作。

我們明白,每個機會的背後都是改變人們生活的可能性。

探索更多

加入我們

人永遠是企業的核心,也是Robert Walters與眾不同之處,了解更多關於臺灣團隊的故事,加入我們讓職涯更進一步。

探索更多
聯繫我們

真正具有國際視野並深耕在地市場的招募機構,我們服務臺灣市場超過 10 年,並在臺北設有完善的辦公室。

聯繫我們

ASIC Design Verification (Ethernet)

已收藏的職缺

About the Role We are looking for an experienced ASIC Design Verification Engineer to join a growing engineering team developing next-generation networking and high-performance connectivity solutions. In this role, you will be responsible for building and executing verification environments for complex ASIC designs, working closely with architecture, design, and system teams throughout the development cycle. This is an excellent opportunity for engineers who enjoy solving challenging verification problems, working on advanced digital IC designs, and collaborating with experienced cross-functional teams.

Key Responsibilities

  • Develop verification plans, testbenches, and testcases for ASIC designs at block, subsystem, and chip levels.
  • Build and maintain UVM/SystemVerilog-based verification environments.
  • Work closely with RTL designers and architects to define verification strategies and achieve coverage closure.
  • Perform functional, regression, and system-level verification to ensure design quality.
  • Support debugging of pre-silicon and post-silicon issues together with design and system teams.
  • Participate in FPGA or emulation validation when required.
  • Develop scripts to improve verification efficiency and automate regression flows.
  • Review verification methodologies and contribute to continuous process improvement.
  • Mentor junior engineers and share verification best practices within the team.

What We're Looking For

  • Bachelor's degree or above in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Experience in ASIC/SoC Design Verification using SystemVerilog and UVM.
  • Solid understanding of verification methodologies, functional coverage, assertions, and regression flows.
  • Experience debugging complex digital designs.
  • Familiarity with scripting languages such as Python, Perl, Tcl, or C/C++.
  • Strong analytical and problem-solving skills.
  • Good communication skills and the ability to work effectively across global engineering teams.

Preferred Experience

Candidates with experience in one or more of the following areas are highly preferred:

  • Networking ASIC or switching ASIC verification
  • Ethernet switching or packet processing
  • L2/L3 networking protocols
  • TCP/IP, VLAN, QoS, TSN or tunneling protocols
  • FPGA or hardware emulation
  • High-speed connectivity or datacenter networking products

Why Join

  • Work on advanced ASIC development projects for next-generation networking products.
  • Collaborate with experienced design and architecture teams in a highly technical environment.
  • Gain exposure to complete SoC development from architecture through silicon validation.
  • Opportunities for technical growth, ownership, and career development within a global engineering organization.

招募類型: 永久性

專業領域: 半導體

職務類別: 設計驗證

產業: 工程

薪資: Negotiable

辦公模式: 實體辦公模式

經驗: 專員

地區 Hsinchu City

職務參考: KQZCZT-8FCDD02A

發佈日期: 2026年7月24日

獵頭顧問 Joanne Chen

已收藏的職缺

分享