Design Verification Engineer
Overview A leading semiconductor IP company is seeking a Design Verification Engineer to join its growing team in Hsinchu. You will work on high-quality IP products used by global IC design houses and foundries, contributing to verification of advanced interface protocols in a collaborative and inclusive environment.
Responsibilities
-
Develop and apply Verification IP (VIP) for protocols such as USB, SATA, PCIe, MIPI MPHY/DPHY
-
Create and execute verification plans using Verilog, SystemVerilog, and UVM
-
Analyse design specifications and identify issues early in the development cycle
-
Document verification results and participate in technical reviews
-
Collaborate with design teams and foundry partners across projects
-
Support knowledge sharing, mentoring, and continuous process improvement
Requirements
-
3–5+ years of experience in design verification within the semiconductor industry
-
Strong proficiency in Verilog, SystemVerilog, and UVM methodology
-
Solid understanding of full IC design flow
-
Experience with protocols such as MIPI, USB (including eUSB), DDR (LPDDR), or PCIe is a plus
-
Master’s degree in Electrical Engineering, Electronics, or Computer Science
-
Strong communication skills and a collaborative mindset
What We Offer
-
Flexible working arrangements
-
Ongoing technical training and learning opportunities
-
Supportive, inclusive, and knowledgeable team culture
Next Step
If you are looking to grow your verification expertise in a trusted global IP company, we welcome your application.
About the job
Contract Type: Perm
Specialism: Semiconductor
Focus: Design Verification
Industry: Engineering
Salary: Negotiable
Workplace Type: On-site
Experience Level: Associate
Location: Hsinchu City
FULL_TIMEJob Reference: P31K41-E48629DE
Date posted: 23 January 2026
Consultant: Joanne Chen
taipei semiconductor/design-verification 2026-01-23 2026-03-24 engineering Hsinchu City TW Robert Walters https://www.robertwalters.com.tw https://www.robertwalters.com.tw/content/dam/robert-walters/global/images/logos/web-logos/square-logo.png true