en

Services

We understand that no two organisations are the same. Find out more about how we've customised our talent solutions to help clients in Taiwan meet their needs.

Read more
Jobs

Our industry specialists will listen to your aspirations and share your story with the most prestigious organisations in Taiwan. Together, let’s write the next chapter of your career.

See all jobs
Candidates

Together, we’ll map out career-defining, life-changing pathways to achieve your career ambitions. Browse our range of services, advice, and resources.

Learn more
Services

We understand that no two organisations are the same. Find out more about how we've customised our talent solutions to help clients in Taiwan meet their needs.

Read more
About Robert Walters Taiwan

For Robert Walters Taiwan, recruitment is more than just a job. We understand that behind every opportunity is the chance to make a difference to people’s lives

Learn more

Work for us

Our people are the difference. Hear stories from our people to learn more about a career at Robert Walters Taiwan.

Learn more

Design Verification Engineer

Save job

Keywords: SystemVerilog, UVM, C/C++, Integration test environment, VIP, checker and scoreboard development, SystemVerilog assertion, Test plan An exciting opportunity has arisen for a Design Verification Engineer to join a leading technology company. This role is perfect for someone who thrives in a dynamic, fast-paced environment and has a passion for technology. The successful candidate will be responsible for design verification with SystemVerilog/UVM, C/C++, integration test environment with VIP, developing checker and scoreboard, and verifying design with SystemVerilog assertion. This is an excellent opportunity to work on cutting-edge technology projects and develop your skills in a supportive and inclusive environment.

About the Role:

  1. Conduct design verification using SystemVerilog/UVM, C/C++.
  2. Develop an integration test environment using VIP (Verification IP).
  3. Create checkers and scoreboards for verification.
  4. Verify the design using SystemVerilog assertions.
  5. Develop a comprehensive test plan for verification tasks.

Required Qualifications:

  1. Proficient in SystemVerilog HDL, Object-Oriented Programming (OOP), Python, TCL, and shell programming.
  2. Preferred background in System-on-Chip (SoC) design and understanding of bus concepts.

Preferred Qualifications:

  1. Holds a Master's degree in Electrical Engineering or Computer Science.

If you're intrigued by the fast-paced environment of startups, my client won't disappoint you. With cutting-edge technology at hand, we'll lead you into the latest generation of AI/Data Center applications.

If you are interested, please contact Joanne directly via Line. (ID: joanne454j)

Contract Type: FULL_TIME

Specialism: Semiconductor

Focus: Design Verification

Industry: Engineering

Salary: Negotiable

Workplace Type: On-site

Experience Level: Entry Level

Location: Hsinchu City

Job Reference: R49JAT-3DB9AB4B

Date posted: 29 October 2024

Consultant: Joanne Chen

I'm Robert Walters Are you?

Come join our global team of creative thinkers, problem solvers and game changers. We offer accelerated career progression, a dynamic culture and expert training.